]> git.openfabrics.org - ~shefty/rdma-dev.git/blob - drivers/video/via/lcd.c
viafb: unify output path configuration
[~shefty/rdma-dev.git] / drivers / video / via / lcd.c
1 /*
2  * Copyright 1998-2008 VIA Technologies, Inc. All Rights Reserved.
3  * Copyright 2001-2008 S3 Graphics, Inc. All Rights Reserved.
4
5  * This program is free software; you can redistribute it and/or
6  * modify it under the terms of the GNU General Public
7  * License as published by the Free Software Foundation;
8  * either version 2, or (at your option) any later version.
9
10  * This program is distributed in the hope that it will be useful,
11  * but WITHOUT ANY WARRANTIES OR REPRESENTATIONS; without even
12  * the implied warranty of MERCHANTABILITY or FITNESS FOR
13  * A PARTICULAR PURPOSE.See the GNU General Public License
14  * for more details.
15
16  * You should have received a copy of the GNU General Public License
17  * along with this program; if not, write to the Free Software
18  * Foundation, Inc.,
19  * 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
20  */
21 #include <linux/via-core.h>
22 #include <linux/via_i2c.h>
23 #include "global.h"
24
25 #define viafb_compact_res(x, y) (((x)<<16)|(y))
26
27 /* CLE266 Software Power Sequence */
28 /* {Mask}, {Data}, {Delay} */
29 int PowerSequenceOn[3][3] = { {0x10, 0x08, 0x06}, {0x10, 0x08, 0x06},
30         {0x19, 0x1FE, 0x01} };
31 int PowerSequenceOff[3][3] = { {0x06, 0x08, 0x10}, {0x00, 0x00, 0x00},
32         {0xD2, 0x19, 0x01} };
33
34 static struct _lcd_scaling_factor lcd_scaling_factor = {
35         /* LCD Horizontal Scaling Factor Register */
36         {LCD_HOR_SCALING_FACTOR_REG_NUM,
37          {{CR9F, 0, 1}, {CR77, 0, 7}, {CR79, 4, 5} } },
38         /* LCD Vertical Scaling Factor Register */
39         {LCD_VER_SCALING_FACTOR_REG_NUM,
40          {{CR79, 3, 3}, {CR78, 0, 7}, {CR79, 6, 7} } }
41 };
42 static struct _lcd_scaling_factor lcd_scaling_factor_CLE = {
43         /* LCD Horizontal Scaling Factor Register */
44         {LCD_HOR_SCALING_FACTOR_REG_NUM_CLE, {{CR77, 0, 7}, {CR79, 4, 5} } },
45         /* LCD Vertical Scaling Factor Register */
46         {LCD_VER_SCALING_FACTOR_REG_NUM_CLE, {{CR78, 0, 7}, {CR79, 6, 7} } }
47 };
48
49 static int check_lvds_chip(int device_id_subaddr, int device_id);
50 static bool lvds_identify_integratedlvds(void);
51 static void fp_id_to_vindex(int panel_id);
52 static int lvds_register_read(int index);
53 static void load_lcd_scaling(int set_hres, int set_vres, int panel_hres,
54                       int panel_vres);
55 static void via_pitch_alignment_patch_lcd(
56         struct lvds_setting_information *plvds_setting_info,
57                                    struct lvds_chip_information
58                                    *plvds_chip_info);
59 static void lcd_patch_skew_dvp0(struct lvds_setting_information
60                          *plvds_setting_info,
61                          struct lvds_chip_information *plvds_chip_info);
62 static void lcd_patch_skew_dvp1(struct lvds_setting_information
63                          *plvds_setting_info,
64                          struct lvds_chip_information *plvds_chip_info);
65 static void lcd_patch_skew(struct lvds_setting_information
66         *plvds_setting_info, struct lvds_chip_information *plvds_chip_info);
67
68 static void integrated_lvds_disable(struct lvds_setting_information
69                              *plvds_setting_info,
70                              struct lvds_chip_information *plvds_chip_info);
71 static void integrated_lvds_enable(struct lvds_setting_information
72                             *plvds_setting_info,
73                             struct lvds_chip_information *plvds_chip_info);
74 static void lcd_powersequence_off(void);
75 static void lcd_powersequence_on(void);
76 static void fill_lcd_format(void);
77 static void check_diport_of_integrated_lvds(
78         struct lvds_chip_information *plvds_chip_info,
79                                      struct lvds_setting_information
80                                      *plvds_setting_info);
81 static struct display_timing lcd_centering_timging(struct display_timing
82                                             mode_crt_reg,
83                                            struct display_timing panel_crt_reg);
84
85 static int check_lvds_chip(int device_id_subaddr, int device_id)
86 {
87         if (lvds_register_read(device_id_subaddr) == device_id)
88                 return OK;
89         else
90                 return FAIL;
91 }
92
93 void viafb_init_lcd_size(void)
94 {
95         DEBUG_MSG(KERN_INFO "viafb_init_lcd_size()\n");
96
97         fp_id_to_vindex(viafb_lcd_panel_id);
98         viaparinfo->lvds_setting_info2->lcd_panel_id =
99                 viaparinfo->lvds_setting_info->lcd_panel_id;
100         viaparinfo->lvds_setting_info2->lcd_panel_hres =
101                 viaparinfo->lvds_setting_info->lcd_panel_hres;
102         viaparinfo->lvds_setting_info2->lcd_panel_vres =
103                 viaparinfo->lvds_setting_info->lcd_panel_vres;
104         viaparinfo->lvds_setting_info2->device_lcd_dualedge =
105             viaparinfo->lvds_setting_info->device_lcd_dualedge;
106         viaparinfo->lvds_setting_info2->LCDDithering =
107                 viaparinfo->lvds_setting_info->LCDDithering;
108 }
109
110 static bool lvds_identify_integratedlvds(void)
111 {
112         if (viafb_display_hardware_layout == HW_LAYOUT_LCD_EXTERNAL_LCD2) {
113                 /* Two dual channel LCD (Internal LVDS + External LVDS): */
114                 /* If we have an external LVDS, such as VT1636, we should
115                    have its chip ID already. */
116                 if (viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
117                         viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name =
118                             INTEGRATED_LVDS;
119                         DEBUG_MSG(KERN_INFO "Support two dual channel LVDS! "
120                                   "(Internal LVDS + External LVDS)\n");
121                 } else {
122                         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
123                             INTEGRATED_LVDS;
124                         DEBUG_MSG(KERN_INFO "Not found external LVDS, "
125                                   "so can't support two dual channel LVDS!\n");
126                 }
127         } else if (viafb_display_hardware_layout == HW_LAYOUT_LCD1_LCD2) {
128                 /* Two single channel LCD (Internal LVDS + Internal LVDS): */
129                 viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
130                 INTEGRATED_LVDS;
131                 viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name =
132                         INTEGRATED_LVDS;
133                 DEBUG_MSG(KERN_INFO "Support two single channel LVDS! "
134                           "(Internal LVDS + Internal LVDS)\n");
135         } else if (viafb_display_hardware_layout != HW_LAYOUT_DVI_ONLY) {
136                 /* If we have found external LVDS, just use it,
137                    otherwise, we will use internal LVDS as default. */
138                 if (!viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
139                         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
140                             INTEGRATED_LVDS;
141                         DEBUG_MSG(KERN_INFO "Found Integrated LVDS!\n");
142                 }
143         } else {
144                 viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
145                         NON_LVDS_TRANSMITTER;
146                 DEBUG_MSG(KERN_INFO "Do not support LVDS!\n");
147                 return false;
148         }
149
150         return true;
151 }
152
153 int viafb_lvds_trasmitter_identify(void)
154 {
155         if (viafb_lvds_identify_vt1636(VIA_PORT_31)) {
156                 viaparinfo->chip_info->lvds_chip_info.i2c_port = VIA_PORT_31;
157                 DEBUG_MSG(KERN_INFO
158                           "Found VIA VT1636 LVDS on port i2c 0x31\n");
159         } else {
160                 if (viafb_lvds_identify_vt1636(VIA_PORT_2C)) {
161                         viaparinfo->chip_info->lvds_chip_info.i2c_port =
162                                 VIA_PORT_2C;
163                         DEBUG_MSG(KERN_INFO
164                                   "Found VIA VT1636 LVDS on port gpio 0x2c\n");
165                 }
166         }
167
168         if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700)
169                 lvds_identify_integratedlvds();
170
171         if (viaparinfo->chip_info->lvds_chip_info.lvds_chip_name)
172                 return true;
173         /* Check for VT1631: */
174         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name = VT1631_LVDS;
175         viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr =
176                 VT1631_LVDS_I2C_ADDR;
177
178         if (check_lvds_chip(VT1631_DEVICE_ID_REG, VT1631_DEVICE_ID) != FAIL) {
179                 DEBUG_MSG(KERN_INFO "\n VT1631 LVDS ! \n");
180                 DEBUG_MSG(KERN_INFO "\n %2d",
181                           viaparinfo->chip_info->lvds_chip_info.lvds_chip_name);
182                 DEBUG_MSG(KERN_INFO "\n %2d",
183                           viaparinfo->chip_info->lvds_chip_info.lvds_chip_name);
184                 return OK;
185         }
186
187         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name =
188                 NON_LVDS_TRANSMITTER;
189         viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr =
190                 VT1631_LVDS_I2C_ADDR;
191         return FAIL;
192 }
193
194 static void fp_id_to_vindex(int panel_id)
195 {
196         DEBUG_MSG(KERN_INFO "fp_get_panel_id()\n");
197
198         if (panel_id > LCD_PANEL_ID_MAXIMUM)
199                 viafb_lcd_panel_id = panel_id =
200                 viafb_read_reg(VIACR, CR3F) & 0x0F;
201
202         switch (panel_id) {
203         case 0x0:
204                 viaparinfo->lvds_setting_info->lcd_panel_hres = 640;
205                 viaparinfo->lvds_setting_info->lcd_panel_vres = 480;
206                 viaparinfo->lvds_setting_info->lcd_panel_id =
207                         LCD_PANEL_ID0_640X480;
208                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
209                 viaparinfo->lvds_setting_info->LCDDithering = 1;
210                 break;
211         case 0x1:
212                 viaparinfo->lvds_setting_info->lcd_panel_hres = 800;
213                 viaparinfo->lvds_setting_info->lcd_panel_vres = 600;
214                 viaparinfo->lvds_setting_info->lcd_panel_id =
215                         LCD_PANEL_ID1_800X600;
216                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
217                 viaparinfo->lvds_setting_info->LCDDithering = 1;
218                 break;
219         case 0x2:
220                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
221                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
222                 viaparinfo->lvds_setting_info->lcd_panel_id =
223                         LCD_PANEL_ID2_1024X768;
224                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
225                 viaparinfo->lvds_setting_info->LCDDithering = 1;
226                 break;
227         case 0x3:
228                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
229                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
230                 viaparinfo->lvds_setting_info->lcd_panel_id =
231                         LCD_PANEL_ID3_1280X768;
232                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
233                 viaparinfo->lvds_setting_info->LCDDithering = 1;
234                 break;
235         case 0x4:
236                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
237                 viaparinfo->lvds_setting_info->lcd_panel_vres = 1024;
238                 viaparinfo->lvds_setting_info->lcd_panel_id =
239                         LCD_PANEL_ID4_1280X1024;
240                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
241                 viaparinfo->lvds_setting_info->LCDDithering = 1;
242                 break;
243         case 0x5:
244                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1400;
245                 viaparinfo->lvds_setting_info->lcd_panel_vres = 1050;
246                 viaparinfo->lvds_setting_info->lcd_panel_id =
247                         LCD_PANEL_ID5_1400X1050;
248                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
249                 viaparinfo->lvds_setting_info->LCDDithering = 1;
250                 break;
251         case 0x6:
252                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1600;
253                 viaparinfo->lvds_setting_info->lcd_panel_vres = 1200;
254                 viaparinfo->lvds_setting_info->lcd_panel_id =
255                         LCD_PANEL_ID6_1600X1200;
256                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
257                 viaparinfo->lvds_setting_info->LCDDithering = 1;
258                 break;
259         case 0x8:
260                 viaparinfo->lvds_setting_info->lcd_panel_hres = 800;
261                 viaparinfo->lvds_setting_info->lcd_panel_vres = 480;
262                 viaparinfo->lvds_setting_info->lcd_panel_id =
263                         LCD_PANEL_IDA_800X480;
264                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
265                 viaparinfo->lvds_setting_info->LCDDithering = 1;
266                 break;
267         case 0x9:
268                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
269                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
270                 viaparinfo->lvds_setting_info->lcd_panel_id =
271                         LCD_PANEL_ID2_1024X768;
272                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
273                 viaparinfo->lvds_setting_info->LCDDithering = 1;
274                 break;
275         case 0xA:
276                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
277                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
278                 viaparinfo->lvds_setting_info->lcd_panel_id =
279                         LCD_PANEL_ID2_1024X768;
280                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
281                 viaparinfo->lvds_setting_info->LCDDithering = 0;
282                 break;
283         case 0xB:
284                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
285                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
286                 viaparinfo->lvds_setting_info->lcd_panel_id =
287                         LCD_PANEL_ID2_1024X768;
288                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
289                 viaparinfo->lvds_setting_info->LCDDithering = 0;
290                 break;
291         case 0xC:
292                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
293                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
294                 viaparinfo->lvds_setting_info->lcd_panel_id =
295                         LCD_PANEL_ID3_1280X768;
296                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
297                 viaparinfo->lvds_setting_info->LCDDithering = 0;
298                 break;
299         case 0xD:
300                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
301                 viaparinfo->lvds_setting_info->lcd_panel_vres = 1024;
302                 viaparinfo->lvds_setting_info->lcd_panel_id =
303                         LCD_PANEL_ID4_1280X1024;
304                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
305                 viaparinfo->lvds_setting_info->LCDDithering = 0;
306                 break;
307         case 0xE:
308                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1400;
309                 viaparinfo->lvds_setting_info->lcd_panel_vres = 1050;
310                 viaparinfo->lvds_setting_info->lcd_panel_id =
311                         LCD_PANEL_ID5_1400X1050;
312                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
313                 viaparinfo->lvds_setting_info->LCDDithering = 0;
314                 break;
315         case 0xF:
316                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1600;
317                 viaparinfo->lvds_setting_info->lcd_panel_vres = 1200;
318                 viaparinfo->lvds_setting_info->lcd_panel_id =
319                         LCD_PANEL_ID6_1600X1200;
320                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
321                 viaparinfo->lvds_setting_info->LCDDithering = 0;
322                 break;
323         case 0x10:
324                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1366;
325                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
326                 viaparinfo->lvds_setting_info->lcd_panel_id =
327                         LCD_PANEL_ID7_1366X768;
328                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
329                 viaparinfo->lvds_setting_info->LCDDithering = 0;
330                 break;
331         case 0x11:
332                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1024;
333                 viaparinfo->lvds_setting_info->lcd_panel_vres = 600;
334                 viaparinfo->lvds_setting_info->lcd_panel_id =
335                         LCD_PANEL_ID8_1024X600;
336                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
337                 viaparinfo->lvds_setting_info->LCDDithering = 1;
338                 break;
339         case 0x12:
340                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
341                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
342                 viaparinfo->lvds_setting_info->lcd_panel_id =
343                         LCD_PANEL_ID3_1280X768;
344                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
345                 viaparinfo->lvds_setting_info->LCDDithering = 1;
346                 break;
347         case 0x13:
348                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
349                 viaparinfo->lvds_setting_info->lcd_panel_vres = 800;
350                 viaparinfo->lvds_setting_info->lcd_panel_id =
351                         LCD_PANEL_ID9_1280X800;
352                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
353                 viaparinfo->lvds_setting_info->LCDDithering = 1;
354                 break;
355         case 0x14:
356                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1360;
357                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
358                 viaparinfo->lvds_setting_info->lcd_panel_id =
359                         LCD_PANEL_IDB_1360X768;
360                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
361                 viaparinfo->lvds_setting_info->LCDDithering = 0;
362                 break;
363         case 0x15:
364                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1280;
365                 viaparinfo->lvds_setting_info->lcd_panel_vres = 768;
366                 viaparinfo->lvds_setting_info->lcd_panel_id =
367                         LCD_PANEL_ID3_1280X768;
368                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 1;
369                 viaparinfo->lvds_setting_info->LCDDithering = 0;
370                 break;
371         case 0x16:
372                 viaparinfo->lvds_setting_info->lcd_panel_hres = 480;
373                 viaparinfo->lvds_setting_info->lcd_panel_vres = 640;
374                 viaparinfo->lvds_setting_info->lcd_panel_id =
375                         LCD_PANEL_IDC_480X640;
376                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
377                 viaparinfo->lvds_setting_info->LCDDithering = 1;
378                 break;
379         case 0x17:
380                 /* OLPC XO-1.5 panel */
381                 viaparinfo->lvds_setting_info->lcd_panel_hres = 1200;
382                 viaparinfo->lvds_setting_info->lcd_panel_vres = 900;
383                 viaparinfo->lvds_setting_info->lcd_panel_id =
384                         LCD_PANEL_IDD_1200X900;
385                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
386                 viaparinfo->lvds_setting_info->LCDDithering = 0;
387                 break;
388         default:
389                 viaparinfo->lvds_setting_info->lcd_panel_hres = 800;
390                 viaparinfo->lvds_setting_info->lcd_panel_vres = 600;
391                 viaparinfo->lvds_setting_info->lcd_panel_id =
392                         LCD_PANEL_ID1_800X600;
393                 viaparinfo->lvds_setting_info->device_lcd_dualedge = 0;
394                 viaparinfo->lvds_setting_info->LCDDithering = 1;
395         }
396 }
397
398 static int lvds_register_read(int index)
399 {
400         u8 data;
401
402         viafb_i2c_readbyte(VIA_PORT_2C,
403                         (u8) viaparinfo->chip_info->lvds_chip_info.lvds_chip_slave_addr,
404                         (u8) index, &data);
405         return data;
406 }
407
408 static void load_lcd_scaling(int set_hres, int set_vres, int panel_hres,
409                       int panel_vres)
410 {
411         int reg_value = 0;
412         int viafb_load_reg_num;
413         struct io_register *reg = NULL;
414
415         DEBUG_MSG(KERN_INFO "load_lcd_scaling()!!\n");
416
417         /* LCD Scaling Enable */
418         viafb_write_reg_mask(CR79, VIACR, 0x07, BIT0 + BIT1 + BIT2);
419
420         /* Check if expansion for horizontal */
421         if (set_hres < panel_hres) {
422                 /* Load Horizontal Scaling Factor */
423                 switch (viaparinfo->chip_info->gfx_chip_name) {
424                 case UNICHROME_CLE266:
425                 case UNICHROME_K400:
426                         reg_value =
427                             CLE266_LCD_HOR_SCF_FORMULA(set_hres, panel_hres);
428                         viafb_load_reg_num =
429                             lcd_scaling_factor_CLE.lcd_hor_scaling_factor.
430                             reg_num;
431                         reg = lcd_scaling_factor_CLE.lcd_hor_scaling_factor.reg;
432                         viafb_load_reg(reg_value,
433                                 viafb_load_reg_num, reg, VIACR);
434                         break;
435                 case UNICHROME_K800:
436                 case UNICHROME_PM800:
437                 case UNICHROME_CN700:
438                 case UNICHROME_CX700:
439                 case UNICHROME_K8M890:
440                 case UNICHROME_P4M890:
441                 case UNICHROME_P4M900:
442                 case UNICHROME_CN750:
443                 case UNICHROME_VX800:
444                 case UNICHROME_VX855:
445                         reg_value =
446                             K800_LCD_HOR_SCF_FORMULA(set_hres, panel_hres);
447                         /* Horizontal scaling enabled */
448                         viafb_write_reg_mask(CRA2, VIACR, 0xC0, BIT7 + BIT6);
449                         viafb_load_reg_num =
450                             lcd_scaling_factor.lcd_hor_scaling_factor.reg_num;
451                         reg = lcd_scaling_factor.lcd_hor_scaling_factor.reg;
452                         viafb_load_reg(reg_value,
453                                 viafb_load_reg_num, reg, VIACR);
454                         break;
455                 }
456
457                 DEBUG_MSG(KERN_INFO "Horizontal Scaling value = %d", reg_value);
458         } else {
459                 /* Horizontal scaling disabled */
460                 viafb_write_reg_mask(CRA2, VIACR, 0x00, BIT7);
461         }
462
463         /* Check if expansion for vertical */
464         if (set_vres < panel_vres) {
465                 /* Load Vertical Scaling Factor */
466                 switch (viaparinfo->chip_info->gfx_chip_name) {
467                 case UNICHROME_CLE266:
468                 case UNICHROME_K400:
469                         reg_value =
470                             CLE266_LCD_VER_SCF_FORMULA(set_vres, panel_vres);
471                         viafb_load_reg_num =
472                             lcd_scaling_factor_CLE.lcd_ver_scaling_factor.
473                             reg_num;
474                         reg = lcd_scaling_factor_CLE.lcd_ver_scaling_factor.reg;
475                         viafb_load_reg(reg_value,
476                                 viafb_load_reg_num, reg, VIACR);
477                         break;
478                 case UNICHROME_K800:
479                 case UNICHROME_PM800:
480                 case UNICHROME_CN700:
481                 case UNICHROME_CX700:
482                 case UNICHROME_K8M890:
483                 case UNICHROME_P4M890:
484                 case UNICHROME_P4M900:
485                 case UNICHROME_CN750:
486                 case UNICHROME_VX800:
487                 case UNICHROME_VX855:
488                         reg_value =
489                             K800_LCD_VER_SCF_FORMULA(set_vres, panel_vres);
490                         /* Vertical scaling enabled */
491                         viafb_write_reg_mask(CRA2, VIACR, 0x08, BIT3);
492                         viafb_load_reg_num =
493                             lcd_scaling_factor.lcd_ver_scaling_factor.reg_num;
494                         reg = lcd_scaling_factor.lcd_ver_scaling_factor.reg;
495                         viafb_load_reg(reg_value,
496                                 viafb_load_reg_num, reg, VIACR);
497                         break;
498                 }
499
500                 DEBUG_MSG(KERN_INFO "Vertical Scaling value = %d", reg_value);
501         } else {
502                 /* Vertical scaling disabled */
503                 viafb_write_reg_mask(CRA2, VIACR, 0x00, BIT3);
504         }
505 }
506
507 static void via_pitch_alignment_patch_lcd(
508         struct lvds_setting_information *plvds_setting_info,
509                                    struct lvds_chip_information
510                                    *plvds_chip_info)
511 {
512         unsigned char cr13, cr35, cr65, cr66, cr67;
513         unsigned long dwScreenPitch = 0;
514         unsigned long dwPitch;
515
516         dwPitch = plvds_setting_info->h_active * (plvds_setting_info->bpp >> 3);
517         if (dwPitch & 0x1F) {
518                 dwScreenPitch = ((dwPitch + 31) & ~31) >> 3;
519                 if (plvds_setting_info->iga_path == IGA2) {
520                         if (plvds_setting_info->bpp > 8) {
521                                 cr66 = (unsigned char)(dwScreenPitch & 0xFF);
522                                 viafb_write_reg(CR66, VIACR, cr66);
523                                 cr67 = viafb_read_reg(VIACR, CR67) & 0xFC;
524                                 cr67 |=
525                                     (unsigned
526                                      char)((dwScreenPitch & 0x300) >> 8);
527                                 viafb_write_reg(CR67, VIACR, cr67);
528                         }
529
530                         /* Fetch Count */
531                         cr67 = viafb_read_reg(VIACR, CR67) & 0xF3;
532                         cr67 |= (unsigned char)((dwScreenPitch & 0x600) >> 7);
533                         viafb_write_reg(CR67, VIACR, cr67);
534                         cr65 = (unsigned char)((dwScreenPitch >> 1) & 0xFF);
535                         cr65 += 2;
536                         viafb_write_reg(CR65, VIACR, cr65);
537                 } else {
538                         if (plvds_setting_info->bpp > 8) {
539                                 cr13 = (unsigned char)(dwScreenPitch & 0xFF);
540                                 viafb_write_reg(CR13, VIACR, cr13);
541                                 cr35 = viafb_read_reg(VIACR, CR35) & 0x1F;
542                                 cr35 |=
543                                     (unsigned
544                                      char)((dwScreenPitch & 0x700) >> 3);
545                                 viafb_write_reg(CR35, VIACR, cr35);
546                         }
547                 }
548         }
549 }
550 static void lcd_patch_skew_dvp0(struct lvds_setting_information
551                          *plvds_setting_info,
552                          struct lvds_chip_information *plvds_chip_info)
553 {
554         if (VT1636_LVDS == plvds_chip_info->lvds_chip_name) {
555                 switch (viaparinfo->chip_info->gfx_chip_name) {
556                 case UNICHROME_P4M900:
557                         viafb_vt1636_patch_skew_on_vt3364(plvds_setting_info,
558                                                     plvds_chip_info);
559                         break;
560                 case UNICHROME_P4M890:
561                         viafb_vt1636_patch_skew_on_vt3327(plvds_setting_info,
562                                                     plvds_chip_info);
563                         break;
564                 }
565         }
566 }
567 static void lcd_patch_skew_dvp1(struct lvds_setting_information
568                          *plvds_setting_info,
569                          struct lvds_chip_information *plvds_chip_info)
570 {
571         if (VT1636_LVDS == plvds_chip_info->lvds_chip_name) {
572                 switch (viaparinfo->chip_info->gfx_chip_name) {
573                 case UNICHROME_CX700:
574                         viafb_vt1636_patch_skew_on_vt3324(plvds_setting_info,
575                                                     plvds_chip_info);
576                         break;
577                 }
578         }
579 }
580 static void lcd_patch_skew(struct lvds_setting_information
581         *plvds_setting_info, struct lvds_chip_information *plvds_chip_info)
582 {
583         DEBUG_MSG(KERN_INFO "lcd_patch_skew\n");
584         switch (plvds_chip_info->output_interface) {
585         case INTERFACE_DVP0:
586                 lcd_patch_skew_dvp0(plvds_setting_info, plvds_chip_info);
587                 break;
588         case INTERFACE_DVP1:
589                 lcd_patch_skew_dvp1(plvds_setting_info, plvds_chip_info);
590                 break;
591         case INTERFACE_DFP_LOW:
592                 if (UNICHROME_P4M900 == viaparinfo->chip_info->gfx_chip_name) {
593                         viafb_write_reg_mask(CR99, VIACR, 0x08,
594                                        BIT0 + BIT1 + BIT2 + BIT3);
595                 }
596                 break;
597         }
598 }
599
600 /* LCD Set Mode */
601 void viafb_lcd_set_mode(struct crt_mode_table *mode_crt_table,
602                   struct lvds_setting_information *plvds_setting_info,
603                   struct lvds_chip_information *plvds_chip_info)
604 {
605         int set_iga = plvds_setting_info->iga_path;
606         int mode_bpp = plvds_setting_info->bpp;
607         int set_hres = plvds_setting_info->h_active;
608         int set_vres = plvds_setting_info->v_active;
609         int panel_hres = plvds_setting_info->lcd_panel_hres;
610         int panel_vres = plvds_setting_info->lcd_panel_vres;
611         u32 pll_D_N;
612         struct display_timing mode_crt_reg, panel_crt_reg;
613         struct crt_mode_table *panel_crt_table = NULL;
614         struct VideoModeTable *vmode_tbl = viafb_get_mode(panel_hres,
615                 panel_vres);
616
617         DEBUG_MSG(KERN_INFO "viafb_lcd_set_mode!!\n");
618         /* Get mode table */
619         mode_crt_reg = mode_crt_table->crtc;
620         /* Get panel table Pointer */
621         panel_crt_table = vmode_tbl->crtc;
622         panel_crt_reg = panel_crt_table->crtc;
623         DEBUG_MSG(KERN_INFO "bellow viafb_lcd_set_mode!!\n");
624         if (VT1636_LVDS == plvds_chip_info->lvds_chip_name)
625                 viafb_init_lvds_vt1636(plvds_setting_info, plvds_chip_info);
626         plvds_setting_info->vclk = panel_crt_table->clk;
627         if (set_iga == IGA1) {
628                 /* IGA1 doesn't have LCD scaling, so set it as centering. */
629                 viafb_load_crtc_timing(lcd_centering_timging
630                                  (mode_crt_reg, panel_crt_reg), IGA1);
631         } else {
632                 /* Expansion */
633                 if (plvds_setting_info->display_method == LCD_EXPANDSION
634                         && (set_hres < panel_hres || set_vres < panel_vres)) {
635                         /* expansion timing IGA2 loaded panel set timing*/
636                         viafb_load_crtc_timing(panel_crt_reg, IGA2);
637                         DEBUG_MSG(KERN_INFO "viafb_load_crtc_timing!!\n");
638                         load_lcd_scaling(set_hres, set_vres, panel_hres,
639                                          panel_vres);
640                         DEBUG_MSG(KERN_INFO "load_lcd_scaling!!\n");
641                 } else {        /* Centering */
642                         /* centering timing IGA2 always loaded panel
643                            and mode releative timing */
644                         viafb_load_crtc_timing(lcd_centering_timging
645                                          (mode_crt_reg, panel_crt_reg), IGA2);
646                         viafb_write_reg_mask(CR79, VIACR, 0x00,
647                                 BIT0 + BIT1 + BIT2);
648                         /* LCD scaling disabled */
649                 }
650         }
651
652         /* Fetch count for IGA2 only */
653         viafb_load_fetch_count_reg(set_hres, mode_bpp / 8, set_iga);
654
655         if ((viaparinfo->chip_info->gfx_chip_name != UNICHROME_CLE266)
656                 && (viaparinfo->chip_info->gfx_chip_name != UNICHROME_K400))
657                 viafb_load_FIFO_reg(set_iga, set_hres, set_vres);
658
659         fill_lcd_format();
660
661         pll_D_N = viafb_get_clk_value(panel_crt_table[0].clk);
662         DEBUG_MSG(KERN_INFO "PLL=0x%x", pll_D_N);
663         viafb_set_vclock(pll_D_N, set_iga);
664         lcd_patch_skew(plvds_setting_info, plvds_chip_info);
665
666         /* If K8M800, enable LCD Prefetch Mode. */
667         if ((viaparinfo->chip_info->gfx_chip_name == UNICHROME_K800)
668             || (UNICHROME_K8M890 == viaparinfo->chip_info->gfx_chip_name))
669                 viafb_write_reg_mask(CR6A, VIACR, 0x01, BIT0);
670
671         /* Patch for non 32bit alignment mode */
672         via_pitch_alignment_patch_lcd(plvds_setting_info, plvds_chip_info);
673 }
674
675 static void integrated_lvds_disable(struct lvds_setting_information
676                              *plvds_setting_info,
677                              struct lvds_chip_information *plvds_chip_info)
678 {
679         bool turn_off_first_powersequence = false;
680         bool turn_off_second_powersequence = false;
681         if (INTERFACE_LVDS0LVDS1 == plvds_chip_info->output_interface)
682                 turn_off_first_powersequence = true;
683         if (INTERFACE_LVDS0 == plvds_chip_info->output_interface)
684                 turn_off_first_powersequence = true;
685         if (INTERFACE_LVDS1 == plvds_chip_info->output_interface)
686                 turn_off_second_powersequence = true;
687         if (turn_off_second_powersequence) {
688                 /* Use second power sequence control: */
689
690                 /* Turn off power sequence. */
691                 viafb_write_reg_mask(CRD4, VIACR, 0, BIT1);
692
693                 /* Turn off back light. */
694                 viafb_write_reg_mask(CRD3, VIACR, 0xC0, BIT6 + BIT7);
695         }
696         if (turn_off_first_powersequence) {
697                 /* Use first power sequence control: */
698
699                 /* Turn off power sequence. */
700                 viafb_write_reg_mask(CR6A, VIACR, 0, BIT3);
701
702                 /* Turn off back light. */
703                 viafb_write_reg_mask(CR91, VIACR, 0xC0, BIT6 + BIT7);
704         }
705
706         /* Turn DFP High/Low Pad off. */
707         viafb_write_reg_mask(SR2A, VIASR, 0, BIT0 + BIT1 + BIT2 + BIT3);
708
709         /* Power off LVDS channel. */
710         switch (plvds_chip_info->output_interface) {
711         case INTERFACE_LVDS0:
712                 {
713                         viafb_write_reg_mask(CRD2, VIACR, 0x80, BIT7);
714                         break;
715                 }
716
717         case INTERFACE_LVDS1:
718                 {
719                         viafb_write_reg_mask(CRD2, VIACR, 0x40, BIT6);
720                         break;
721                 }
722
723         case INTERFACE_LVDS0LVDS1:
724                 {
725                         viafb_write_reg_mask(CRD2, VIACR, 0xC0, BIT6 + BIT7);
726                         break;
727                 }
728         }
729 }
730
731 static void integrated_lvds_enable(struct lvds_setting_information
732                             *plvds_setting_info,
733                             struct lvds_chip_information *plvds_chip_info)
734 {
735         DEBUG_MSG(KERN_INFO "integrated_lvds_enable, out_interface:%d\n",
736                   plvds_chip_info->output_interface);
737         if (plvds_setting_info->lcd_mode == LCD_SPWG)
738                 viafb_write_reg_mask(CRD2, VIACR, 0x00, BIT0 + BIT1);
739         else
740                 viafb_write_reg_mask(CRD2, VIACR, 0x03, BIT0 + BIT1);
741
742         switch (plvds_chip_info->output_interface) {
743         case INTERFACE_LVDS0LVDS1:
744         case INTERFACE_LVDS0:
745                 /* Use first power sequence control: */
746                 /* Use hardware control power sequence. */
747                 viafb_write_reg_mask(CR91, VIACR, 0, BIT0);
748                 /* Turn on back light. */
749                 viafb_write_reg_mask(CR91, VIACR, 0, BIT6 + BIT7);
750                 /* Turn on hardware power sequence. */
751                 viafb_write_reg_mask(CR6A, VIACR, 0x08, BIT3);
752                 break;
753         case INTERFACE_LVDS1:
754                 /* Use second power sequence control: */
755                 /* Use hardware control power sequence. */
756                 viafb_write_reg_mask(CRD3, VIACR, 0, BIT0);
757                 /* Turn on back light. */
758                 viafb_write_reg_mask(CRD3, VIACR, 0, BIT6 + BIT7);
759                 /* Turn on hardware power sequence. */
760                 viafb_write_reg_mask(CRD4, VIACR, 0x02, BIT1);
761                 break;
762         }
763
764         /* Turn DFP High/Low pad on. */
765         viafb_write_reg_mask(SR2A, VIASR, 0x0F, BIT0 + BIT1 + BIT2 + BIT3);
766
767         /* Power on LVDS channel. */
768         switch (plvds_chip_info->output_interface) {
769         case INTERFACE_LVDS0:
770                 {
771                         viafb_write_reg_mask(CRD2, VIACR, 0, BIT7);
772                         break;
773                 }
774
775         case INTERFACE_LVDS1:
776                 {
777                         viafb_write_reg_mask(CRD2, VIACR, 0, BIT6);
778                         break;
779                 }
780
781         case INTERFACE_LVDS0LVDS1:
782                 {
783                         viafb_write_reg_mask(CRD2, VIACR, 0, BIT6 + BIT7);
784                         break;
785                 }
786         }
787 }
788
789 void viafb_lcd_disable(void)
790 {
791
792         if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266) {
793                 lcd_powersequence_off();
794                 /* DI1 pad off */
795                 viafb_write_reg_mask(SR1E, VIASR, 0x00, 0x30);
796         } else if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
797                 if (viafb_LCD2_ON
798                     && (INTEGRATED_LVDS ==
799                         viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name))
800                         integrated_lvds_disable(viaparinfo->lvds_setting_info,
801                                 &viaparinfo->chip_info->lvds_chip_info2);
802                 if (INTEGRATED_LVDS ==
803                         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name)
804                         integrated_lvds_disable(viaparinfo->lvds_setting_info,
805                                 &viaparinfo->chip_info->lvds_chip_info);
806                 if (VT1636_LVDS == viaparinfo->chip_info->
807                         lvds_chip_info.lvds_chip_name)
808                         viafb_disable_lvds_vt1636(viaparinfo->lvds_setting_info,
809                                 &viaparinfo->chip_info->lvds_chip_info);
810         } else if (VT1636_LVDS ==
811         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
812                 viafb_disable_lvds_vt1636(viaparinfo->lvds_setting_info,
813                                     &viaparinfo->chip_info->lvds_chip_info);
814         } else {
815                 /* DFP-HL pad off          */
816                 viafb_write_reg_mask(SR2A, VIASR, 0x00, 0x0F);
817                 /* Backlight off           */
818                 viafb_write_reg_mask(SR3D, VIASR, 0x00, 0x20);
819                 /* 24 bit DI data paht off */
820                 viafb_write_reg_mask(CR91, VIACR, 0x80, 0x80);
821                 /* Simultaneout disabled   */
822                 viafb_write_reg_mask(CR6B, VIACR, 0x00, 0x08);
823         }
824
825         /* Disable expansion bit   */
826         viafb_write_reg_mask(CR79, VIACR, 0x00, 0x01);
827         /* CRT path set to IGA1    */
828         viafb_write_reg_mask(SR16, VIASR, 0x00, 0x40);
829         /* Simultaneout disabled   */
830         viafb_write_reg_mask(CR6B, VIACR, 0x00, 0x08);
831         /* IGA2 path disabled      */
832         viafb_write_reg_mask(CR6A, VIACR, 0x00, 0x80);
833
834 }
835
836 void viafb_lcd_enable(void)
837 {
838         if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CLE266) {
839                 /* DI1 pad on */
840                 viafb_write_reg_mask(SR1E, VIASR, 0x30, 0x30);
841                 lcd_powersequence_on();
842         } else if (viaparinfo->chip_info->gfx_chip_name == UNICHROME_CX700) {
843                 if (viafb_LCD2_ON && (INTEGRATED_LVDS ==
844                         viaparinfo->chip_info->lvds_chip_info2.lvds_chip_name))
845                         integrated_lvds_enable(viaparinfo->lvds_setting_info2, \
846                                 &viaparinfo->chip_info->lvds_chip_info2);
847                 if (INTEGRATED_LVDS ==
848                         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name)
849                         integrated_lvds_enable(viaparinfo->lvds_setting_info,
850                                 &viaparinfo->chip_info->lvds_chip_info);
851                 if (VT1636_LVDS == viaparinfo->chip_info->
852                         lvds_chip_info.lvds_chip_name)
853                         viafb_enable_lvds_vt1636(viaparinfo->
854                         lvds_setting_info, &viaparinfo->chip_info->
855                         lvds_chip_info);
856         } else if (VT1636_LVDS ==
857         viaparinfo->chip_info->lvds_chip_info.lvds_chip_name) {
858                 viafb_enable_lvds_vt1636(viaparinfo->lvds_setting_info,
859                                    &viaparinfo->chip_info->lvds_chip_info);
860         } else {
861                 /* DFP-HL pad on           */
862                 viafb_write_reg_mask(SR2A, VIASR, 0x0F, 0x0F);
863                 /* Backlight on            */
864                 viafb_write_reg_mask(SR3D, VIASR, 0x20, 0x20);
865                 /* 24 bit DI data paht on  */
866                 viafb_write_reg_mask(CR91, VIACR, 0x00, 0x80);
867
868                 /* Set data source selection bit by iga path */
869                 if (viaparinfo->lvds_setting_info->iga_path == IGA1) {
870                         /* DFP-H set to IGA1       */
871                         viafb_write_reg_mask(CR97, VIACR, 0x00, 0x10);
872                         /* DFP-L set to IGA1       */
873                         viafb_write_reg_mask(CR99, VIACR, 0x00, 0x10);
874                 } else {
875                         /* DFP-H set to IGA2       */
876                         viafb_write_reg_mask(CR97, VIACR, 0x10, 0x10);
877                         /* DFP-L set to IGA2       */
878                         viafb_write_reg_mask(CR99, VIACR, 0x10, 0x10);
879                 }
880                 /* LCD enabled             */
881                 viafb_write_reg_mask(CR6A, VIACR, 0x48, 0x48);
882         }
883
884         if (viaparinfo->lvds_setting_info->iga_path == IGA1) {
885                 /* CRT path set to IGA2    */
886                 viafb_write_reg_mask(SR16, VIASR, 0x40, 0x40);
887                 /* IGA2 path disabled      */
888                 viafb_write_reg_mask(CR6A, VIACR, 0x00, 0x80);
889                 /* IGA2 path enabled       */
890         } else {                /* IGA2 */
891                 viafb_write_reg_mask(CR6A, VIACR, 0x80, 0x80);
892         }
893
894 }
895
896 static void lcd_powersequence_off(void)
897 {
898         int i, mask, data;
899
900         /* Software control power sequence */
901         viafb_write_reg_mask(CR91, VIACR, 0x11, 0x11);
902
903         for (i = 0; i < 3; i++) {
904                 mask = PowerSequenceOff[0][i];
905                 data = PowerSequenceOff[1][i] & mask;
906                 viafb_write_reg_mask(CR91, VIACR, (u8) data, (u8) mask);
907                 udelay(PowerSequenceOff[2][i]);
908         }
909
910         /* Disable LCD */
911         viafb_write_reg_mask(CR6A, VIACR, 0x00, 0x08);
912 }
913
914 static void lcd_powersequence_on(void)
915 {
916         int i, mask, data;
917
918         /* Software control power sequence */
919         viafb_write_reg_mask(CR91, VIACR, 0x11, 0x11);
920
921         /* Enable LCD */
922         viafb_write_reg_mask(CR6A, VIACR, 0x08, 0x08);
923
924         for (i = 0; i < 3; i++) {
925                 mask = PowerSequenceOn[0][i];
926                 data = PowerSequenceOn[1][i] & mask;
927                 viafb_write_reg_mask(CR91, VIACR, (u8) data, (u8) mask);
928                 udelay(PowerSequenceOn[2][i]);
929         }
930
931         udelay(1);
932 }
933
934 static void fill_lcd_format(void)
935 {
936         u8 bdithering = 0, bdual = 0;
937
938         if (viaparinfo->lvds_setting_info->device_lcd_dualedge)
939                 bdual = BIT4;
940         if (viaparinfo->lvds_setting_info->LCDDithering)
941                 bdithering = BIT0;
942         /* Dual & Dithering */
943         viafb_write_reg_mask(CR88, VIACR, (bdithering | bdual), BIT4 + BIT0);
944 }
945
946 static void check_diport_of_integrated_lvds(
947         struct lvds_chip_information *plvds_chip_info,
948                                      struct lvds_setting_information
949                                      *plvds_setting_info)
950 {
951         /* Determine LCD DI Port by hardware layout. */
952         switch (viafb_display_hardware_layout) {
953         case HW_LAYOUT_LCD_ONLY:
954                 {
955                         if (plvds_setting_info->device_lcd_dualedge) {
956                                 plvds_chip_info->output_interface =
957                                     INTERFACE_LVDS0LVDS1;
958                         } else {
959                                 plvds_chip_info->output_interface =
960                                     INTERFACE_LVDS0;
961                         }
962
963                         break;
964                 }
965
966         case HW_LAYOUT_DVI_ONLY:
967                 {
968                         plvds_chip_info->output_interface = INTERFACE_NONE;
969                         break;
970                 }
971
972         case HW_LAYOUT_LCD1_LCD2:
973         case HW_LAYOUT_LCD_EXTERNAL_LCD2:
974                 {
975                         plvds_chip_info->output_interface =
976                             INTERFACE_LVDS0LVDS1;
977                         break;
978                 }
979
980         case HW_LAYOUT_LCD_DVI:
981                 {
982                         plvds_chip_info->output_interface = INTERFACE_LVDS1;
983                         break;
984                 }
985
986         default:
987                 {
988                         plvds_chip_info->output_interface = INTERFACE_LVDS1;
989                         break;
990                 }
991         }
992
993         DEBUG_MSG(KERN_INFO
994                   "Display Hardware Layout: 0x%x, LCD DI Port: 0x%x\n",
995                   viafb_display_hardware_layout,
996                   plvds_chip_info->output_interface);
997 }
998
999 void viafb_init_lvds_output_interface(struct lvds_chip_information
1000                                 *plvds_chip_info,
1001                                 struct lvds_setting_information
1002                                 *plvds_setting_info)
1003 {
1004         if (INTERFACE_NONE != plvds_chip_info->output_interface) {
1005                 /*Do nothing, lcd port is specified by module parameter */
1006                 return;
1007         }
1008
1009         switch (plvds_chip_info->lvds_chip_name) {
1010
1011         case VT1636_LVDS:
1012                 switch (viaparinfo->chip_info->gfx_chip_name) {
1013                 case UNICHROME_CX700:
1014                         plvds_chip_info->output_interface = INTERFACE_DVP1;
1015                         break;
1016                 case UNICHROME_CN700:
1017                         plvds_chip_info->output_interface = INTERFACE_DFP_LOW;
1018                         break;
1019                 default:
1020                         plvds_chip_info->output_interface = INTERFACE_DVP0;
1021                         break;
1022                 }
1023                 break;
1024
1025         case INTEGRATED_LVDS:
1026                 check_diport_of_integrated_lvds(plvds_chip_info,
1027                                                 plvds_setting_info);
1028                 break;
1029
1030         default:
1031                 switch (viaparinfo->chip_info->gfx_chip_name) {
1032                 case UNICHROME_K8M890:
1033                 case UNICHROME_P4M900:
1034                 case UNICHROME_P4M890:
1035                         plvds_chip_info->output_interface = INTERFACE_DFP_LOW;
1036                         break;
1037                 default:
1038                         plvds_chip_info->output_interface = INTERFACE_DFP;
1039                         break;
1040                 }
1041                 break;
1042         }
1043 }
1044
1045 static struct display_timing lcd_centering_timging(struct display_timing
1046                                             mode_crt_reg,
1047                                             struct display_timing panel_crt_reg)
1048 {
1049         struct display_timing crt_reg;
1050
1051         crt_reg.hor_total = panel_crt_reg.hor_total;
1052         crt_reg.hor_addr = mode_crt_reg.hor_addr;
1053         crt_reg.hor_blank_start =
1054             (panel_crt_reg.hor_addr - mode_crt_reg.hor_addr) / 2 +
1055             crt_reg.hor_addr;
1056         crt_reg.hor_blank_end = panel_crt_reg.hor_blank_end;
1057         crt_reg.hor_sync_start =
1058             (panel_crt_reg.hor_sync_start -
1059              panel_crt_reg.hor_blank_start) + crt_reg.hor_blank_start;
1060         crt_reg.hor_sync_end = panel_crt_reg.hor_sync_end;
1061
1062         crt_reg.ver_total = panel_crt_reg.ver_total;
1063         crt_reg.ver_addr = mode_crt_reg.ver_addr;
1064         crt_reg.ver_blank_start =
1065             (panel_crt_reg.ver_addr - mode_crt_reg.ver_addr) / 2 +
1066             crt_reg.ver_addr;
1067         crt_reg.ver_blank_end = panel_crt_reg.ver_blank_end;
1068         crt_reg.ver_sync_start =
1069             (panel_crt_reg.ver_sync_start -
1070              panel_crt_reg.ver_blank_start) + crt_reg.ver_blank_start;
1071         crt_reg.ver_sync_end = panel_crt_reg.ver_sync_end;
1072
1073         return crt_reg;
1074 }
1075
1076 bool viafb_lcd_get_mobile_state(bool *mobile)
1077 {
1078         unsigned char *romptr, *tableptr;
1079         u8 core_base;
1080         unsigned char *biosptr;
1081         /* Rom address */
1082         u32 romaddr = 0x000C0000;
1083         u16 start_pattern = 0;
1084
1085         biosptr = ioremap(romaddr, 0x10000);
1086
1087         memcpy(&start_pattern, biosptr, 2);
1088         /* Compare pattern */
1089         if (start_pattern == 0xAA55) {
1090                 /* Get the start of Table */
1091                 /* 0x1B means BIOS offset position */
1092                 romptr = biosptr + 0x1B;
1093                 tableptr = biosptr + *((u16 *) romptr);
1094
1095                 /* Get the start of biosver structure */
1096                 /* 18 means BIOS version position. */
1097                 romptr = tableptr + 18;
1098                 romptr = biosptr + *((u16 *) romptr);
1099
1100                 /* The offset should be 44, but the
1101                    actual image is less three char. */
1102                 /* pRom += 44; */
1103                 romptr += 41;
1104
1105                 core_base = *romptr++;
1106
1107                 if (core_base & 0x8)
1108                         *mobile = false;
1109                 else
1110                         *mobile = true;
1111                 /* release memory */
1112                 iounmap(biosptr);
1113
1114                 return true;
1115         } else {
1116                 iounmap(biosptr);
1117                 return false;
1118         }
1119 }